P5482a PATENT

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Number: 6,898,156

Issue Date: May 24, 2005

Name of Patentee: Shinji Nakamiya, et al.

Application No.: 09/717,426

Filing Date: November 20, 2000

Confirmation No.: 9424

Title of Invention: Electronic Timepiece with Checking Function, and Checking

Method Therefor (As Amended)

## REQUEST FOR CERTIFICATE OF CORRECTION OF PATENT FOR PTO MISTAKE (37 CFR §1.322(a))

Sir:

It is noted that an error appears or errors appear in this patent of a clerical, typographical or minor nature or character, as more fully described below, due to a mistake by the U.S. Patent and Trademark Office.

Attached hereto is Form PTO-1050 in reference to a previously Communication submitted August 9, 2006. In accordance with a telephone conversation with Ms. Debbie Stevens on March 25, 2008, we herein submit Form PTO-1050 previously missing from the Communications of August 9, 2006.

Please replace patent claims 1-24 with the following claims 1-32, as allowed in the Notice of Allowability, Paper No./Mail Date 20050121.

In the drawings, Sheet 4, Fig. 4, the RESET input of counter 402 is changed from an active low input to an active high input in accordance with paragraph 90 of the specification (Col. 11, lines 18-28), and as approved in Notice of Allowability, Paper No./Mail Date 20050121. A replacement Sheet 4 is provided at the end of the present document.

The exact page(s), or column(s), and line number(s) where error(s) occur in the patent are:

- (1) Column 1, lines 1-3.
- (2) Column 1, lines 9-11
- (3) Column 1, line 13 through Column 3, line 21

#### P5482a

### REQUEST FOR CERTIFICATE OF CORRECTION OF PATENT FOR PTO MISTAKE (37 CFR §1.322(a))

- (4) Column 3, lines 24-25
- (5) Column 3, lines 28 46
- (6) Column 3, line 49 though Column 4, line 18.
- (7) Column 4, line 23 through Column 23, line 7

Corrections for the above-noted patent excerpts are provided herein below.

Patentee's undersigned attorney may be reached at the telephone number listed below. All correspondence should continue to be directed to our address listed below.

Respectfully submitted,

/Rosalio Haro/

Rosalio Haro

Registration No. 42,633

Please address all correspondence to: Epson Research and Development, Inc. 2580 Orchard Parkway, Suite 225 San Jose, CA 95131 Customer No. 20178

Telephone: (408) 952-6131 Facsimile: (408) 954-9058

Date: March 31, 2008

Page 1 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Please replace current patent claims 1-24 with the following claims 1-32, as allowed in the Notice of Allowability, Paper No./Mail Date 20050121.

1. An electronic timepiece comprising:

an external input unit for receiving an external input signal;

a displaying section for displaying time;

a battery;

a drive unit for driving the displaying section by use of electrical power stored in the battery;

a comparator unit for comparing a voltage corresponding to a voltage stored in the battery with a reference voltage,

a discharge control unit for starting discharge of the battery when said external input unit receives a predetermined external input signal, and for stopping discharge of the battery when a comparison result determined by the comparator unit satisfies a predetermined condition.

MAILING ADDRESS OF SENDER:

Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 2 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

2. An electronic timepiece according to claim 1,

wherein the discharge control unit resumes discharge of the battery when a comparison result determined by the comparator unit does not satisfy the predetermined condition.

3. An electronic timepiece according to claim 2,

wherein the discharge control unit, when the external input unit receives the predetermined external input signal, starts discharge of the battery using a first discharge procedure; and

wherein the discharge control unit, when the comparison result determined by the comparator unit satisfies the predetermined condition, stops discharge of the battery, and restarts discharge of the battery using a second discharge procedure;

wherein the discharge rate of the second discharged procedure is lower than that of the first discharge procedure.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 3 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

4. An electronic timepiece according to claim 1, further comprising a discharge unit which forms a closed circuit with the battery;

wherein the discharge unit conducts a discharge current from the battery through the closed circuit.

5. An electronic timepiece according to claim 1,

wherein the discharge control unit discharges the battery by causing the drive unit to drive the display section.

6. An electronic timepiece according to claim 1,

wherein the displaying section comprises a rotating mechanism driven by an electric motor, and,

the discharge control unit discharges the battery by causing the drive unit to increase the speed of the rotating mechanism of the displaying section.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department

2580 Orchard Parkway, Suite 225

San Jose, CA 95131

Page 4 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

7. An electronic timepiece according to claim 1, further comprising a charging state judge unit for causing the drive unit to drive the displaying section using a first displaying procedure when a predetermined external input signal is received by the external input unit, and for causing the drive unit to drive the displaying section using a second displaying procedure when a comparison result determined by the comparator unit satisfies a second predetermined condition.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 5 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

8. An electronic timepiece according to claim 1, wherein the displaying section comprises a rotating mechanism driven by an electric motor, said electronic timepiece further comprising:

a charging state judge unit for causing the drive unit to drive the displaying section using a first displaying procedure when a predetermined external input signal is received by the external input unit, and for causing the drive unit to drive the displaying section using a second displaying procedure when a comparison result determined by the comparator unit satisfies a second predetermined condition,

a trouble detecting unit for detecting a drive problem in the electric motor, and,

a drive trouble judge unit for causing the drive unit to drive the displaying section using a third displaying procedure when a predetermined external input signal is received by the external input unit, and for causing the drive unit to drive the displaying section using a fourth displaying procedure when a drive problem is detected by the trouble detecting unit.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 6 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

9. An electronic timepiece comprising:

an external input unit for receiving an external input signal;

a displaying section for displaying time;

a battery;

a drive unit for driving the displaying section by use of electrical power stored in the battery;

a comparator unit for comparing a voltage corresponding to a voltage stored in the battery with a reference voltage; and

a charging state judge unit for causing the drive unit to drive the displaying section using a first displaying procedure when a predetermined external input signal is received by the external input unit, and for causing the drive unit to drive the displaying section using a second displaying procedure when a comparison result determined by the comparator unit satisfies a predetermined condition.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

 $FORM\ PTO\ 1050$ 

Page 7 of 85

PATENT NO.: 6,898,156
APPLICATION NO.: 09/717,426
ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

10. An electronic timepiece according to claim 9,

wherein the charging state judge unit causes the drive unit to drive the displaying section using the first displaying procedure when a comparison result determined by the comparator unit does not satisfy the predetermined condition.

- 11. A method for checking an electronic timepiece having a charge storage unit and a time display, said method comprising:
- a first step of initiating a discharging of the charge storage unit in response to a first external signal;
- a second step of controlling the time display in accord with a measure of the voltage of charge storage unit in response to a second external signal.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 8 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

12. The method of claim 11, wherein:

the electronic timepiece further includes a first and a second switch;

in the first step, the first external signal is generated by operation of the first switch:

in the second step, the second external signal is generated by operation to the second switch; and

during or after the second step, a time setting is adjusted by operation of the first switch.

- 13. A method for checking an electronic timepiece having a charge storage unit, a time display, and an electric motor, said method comprising the steps of:
- a first step of initiating a discharging of the charge storage unit in response to a first external signal;
- a second step of controlling the time display in accord with a measure of the voltage of charge storage unit in response to a second external signal; and
- a third step of, in response to a third external signal, monitoring the electric motor for drive problems and controlling the time display to indicate any found problem.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 9 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

### 14. The method of claim 13, wherein:

the time piece further includes a first and a second switch;

the first external signal is generated by operation of the first switch;

the second external signal is generated by operation of the second switch;

and

during or after the second step, a time setting is adjusted by operation of the first switch.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 10 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

### 15. An electronic timepiece comprising:

an external input unit for receiving an external input signal;

a notification unit for issuing a notification to a user;

a battery;

a comparator unit for comparing a voltage corresponding to a voltage in the battery with a reference voltage;

a charge state judge unit for causing the notification unit to issue the notification using a first notification procedure when a predetermined external signal is received, and for causing the notification unit to issue the notification using a second notification procedure when a comparison result determined by the comparator unit satisfies a predetermined condition.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 11 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

### 16. An electronic timepiece comprising:

an external input unit for receiving an external input signal;

a notification unit for providing a notification to a user;

a battery;

a comparator unit for comparing a voltage corresponding to a voltage stored in the battery with a reference voltage;

a discharge control unit for starting discharge of the batter when a predetermined external input signal is received, and for stopping discharge of the battery when a comparison result determined by the comparator unit satisfies a predetermined condition; and

a charge state judge unit for causing the notification unit to provide the notification using a first notification procedure when a second predetermined external signal is received, and for causing the notification unit to provide the notification using a second notification procedure when a comparison result determined by the comparator unit satisfies a second predetermined condition.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 12 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

17. An electronic timepiece according to claim 16,

wherein the charge state judge unit causes the notification unit to provide the notification using the first procedure when a comparison result determined by the comparator unit does not satisfy the second predetermined condition.

18. An electronic timepiece comprising:

an external input unit for receiving an external input signal;

a notification unit for issuing a notification to a user, comprising a displaying section including a rotating mechanism driven by an electric motor;

a battery;

a comparator unit for comparing a voltage corresponding to a voltage stored in the battery with a reference voltage;

a discharge control unit for starting discharge of the battery when a predetermined external input signal is received, and for stopping discharge of the battery when a comparison result determined by the comparator unit satisfies a predetermined condition;

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc.

Intellectual Property Department 2580 Orchard Parkway, Suite 225

San Jose, CA 95131

Page 13 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

a charge state judge unit for causing the notification unit to issue the notification using a first notification procedure when a second predetermined external input signal is received, and for causing the notification unit to issue the notification using a second notification procedure when a comparison result determined by the comparator unit satisfies a second predetermined condition;

a trouble detecting unit for detecting a drive problem in the electric motor; and

a drive trouble judge unit for causing the notification unit to issue the notification using a third notification procedure when a third predetermined external input signal is received, and for causing the notification unit to issue the notification using a fourth procedure when a drive problem is detected by the trouble detecting unit.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 14 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

19. An electronic timepiece comprising:

an external input unit for receiving an external input signal;

a displaying section for displaying time including a rotating mechanism driven by an electric motor;

a notification unit for issuing a notification to a user;

a battery;

a trouble detecting unit for detecting a drive problem in the electric motor; and

a drive trouble judge unit for causing the notification unit to issue the notification using a first notification procedure when a predetermined external signal is received, and for causing the notification unit to issue the notification using a second notification procedure when a drive problem is detected by the trouble detecting unit.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 15 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

### 20. An electronic timepiece comprising:

an external input unit for receiving an external signal;

a displaying section for displaying time, said displaying section including a rotating mechanism driven by an electric motor;

a battery;

a drive unit for driving the displaying section by use of electrical power stored in the battery;

a trouble detecting unit for detecting a drive problem in the electric motor; and

a drive trouble judge unit for causing the displaying section to be driven using a first displaying procedure when a predetermined external signal is received, and for causing the displaying section to be driven using a second display procedure when a drive problem is detected by the trouble detecting unit.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

 $FORM\ PTO\ 1050$ 

Page 16 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

- 21. A method for checking an electronic timepiece including a battery and a notification unit for issuing a notification to a user, said method comprising:
- a first step of starting a discharge of the battery in response to a first predetermined external signal; and
- a second step of controlling the notification unit to issue the notification in accordance with the voltage of the battery in response to a second predetermined external signal.
- 22. A method for checking an electronic timepiece including a battery, a notification unit for issuing a notification to a user, an electric motor, and a self-diagnostic system, said method comprising the steps of:
- a first step of starting a discharge of the battery in response to a first predetermined external signal;
- a second step of controlling the notification unit to issue the notification in accordance with the voltage of the battery in response to a second predetermined external signal; and
- a third step of controlling the notification unit to issue the notification based on a diagnosis of the electric motor by the self-diagnosis system in response to a third predetermined external signal.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 17 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

#### 23. An electronic timepiece comprising:

an external input unit for receiving an external signal;

a user notification unit for providing prescribed information, including time information, said user notification unit including a displaying section with a rotating mechanism driven by an electric motor;

a battery;

a drive unit for driving the user notification unit by use of electrical power stored in the battery;

a comparator unit for comparing a voltage corresponding to a voltage in the battery with a reference voltage;

a discharge control unit for starting discharge of the battery when a predetermined external signal is received, and for stopping discharge of the battery when a comparison result determined by the comparator unit satisfies a predetermined condition;

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 18 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

a trouble detecting unit for detecting a drive problem in the electric motor;

a drive trouble judge unit for causing the user notification unit to provide information using a first notification procedure when a second predetermined external signal is is received, and for causing the notification unit to provide information using a second notification procedure when a drive problem is detected by the trouble detecting unit.

#### 24. An electronic timepiece comprising:

an external input unit for receiving an external signal;

a user notification unit providing prescribed information, including time information, said user notification unit including a displaying section with a rotating mechanism driven by an electric motor;

a battery;

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 19 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

a drive unit for driving the notification unit by use of electrical power stored in the battery;

a comparator unit for comparing a voltage corresponding to a in the battery with a reference voltage;

a charge state judge unit for causing the user notification unit to provide information using a first notification procedure when a predetermined external signal is received, and for causing a the user notification unit to provide information using a second procedure when a comparison result determined by the comparator unit satisfies a predetermined condition;

a trouble detecting unit for detecting a drive problem in the electric motor; and

a drive trouble judge unit for causing the user notification unit to provide information using a third procedure when a second predetermined external signal is received, and for causing the user notification unit to provide information using a fourth procedure when a drive problem is detected by the trouble detecting unit.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

 $FORM\ PTO\ 1050$ 

Page 20 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

### 25. An electronic timepiece comprising:

an external input unit configured to receive an external input signal;

a displaying section configured to display time;

a battery;

a drive unit configured to drive the displaying section by use of electrical power from the battery;

a comparator unit configured to compare a voltage corresponding to a voltage stored in the battery with a reference voltage,

a discharge control unit configured to start discharge of the battery in response to said external input unit receiving a predetermined external input signal, and to stop discharge of the battery in response to a comparison result determined by the comparator unit satisfying a predetermined condition.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 21 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

26. An electronic timepiece according to claim 25,

wherein the discharge control unit is configured to resume discharge of the battery in response to a comparison result, which is determined by the comparator unit, not satisfying the predetermined condition.

27. An electronic timepiece according to claim 26,

wherein the discharge control unit is further configured to start discharge of the battery with a first discharge procedure in response to a said external input unit detecting the reception of a predetermined external signal; and

wherein the discharge control unit is configured to stop the current discharge of the battery operation and to restart the discharge of the battery with a second discharge procedure in response to the comparison result from the comparator unit satisfying the predetermined condition;

wherein the discharge rate of the second discharged procedure is configured to be lower than that of the first discharge procedure.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 22 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

28. An electronic timepiece according to claim 25, further comprising a discharge unit that forms a closed circuit with the battery;

wherein the discharge unit is configured to conduct discharge current from the battery through the closed circuit.

29. An electronic timepiece according to claim 25,

wherein the discharge control unit is further configured to discharge the battery by causing the drive unit to drive the display section.

30. An electronic timepiece according to claim 25,

wherein the displaying section comprises a rotating mechanism driven by an electric motor; and

the discharge control unit is configured to discharge the battery by causing the drive unit to increase the speed of the rotating mechanism of the displaying section.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 23 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

31. An electronic timepiece according to claim 25, further comprising a charging state judge unit configured to cause the drive unit to drive the displaying section using a first displaying procedure in response to a predetermined external input signal received by the external input unit, and configured to cause the drive unit to drive the displaying section using a second displaying procedure when a comparison result determined by the comparator unit satisfies a second predetermined condition.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

 $FORM\ PTO\ 1050$ 

Page 24 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

32. An electronic timepiece according to claim 25, wherein the displaying section comprises a rotating mechanism driven by an electric motor, said electronic timepiece further comprising:

a charging state judge unit configured to cause the drive unit to drive the displaying section using a first displaying procedure when the external input unit detects reception of a predetermined external input signal, and for causing the drive unit to drive the displaying section using a second displaying procedure when a comparison result determined by the comparator unit satisfies a second predetermined condition;

a trouble detecting unit configured to detect a drive problem in the electric motor; and

a drive trouble judge unit configured to cause the drive unit to drive the displaying section using a third displaying procedure when a predetermined external input signal is received by the external input unit, and further configured to cause the drive unit to drive the displaying section using a fourth displaying procedure when a drive problem is detected by the trouble detecting unit.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 25 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

(1) Please replace the Title on Column 1, lines 1-3 with the following Title, in accordance with the Notice of Allowability, Paper No./Mail Date 20050121.

# Electronic Timepiece With Checking Function, And Its Checking Method Therefor

(2) Please replace Column 1, lines 9-11 with the following text, in accordance with the Notice of Allowability, Paper No./Mail Date 20050121.

[0001] This invention relates to an electronic timepiece powered by a rechargeable battery, and to a checking method for the timepiece.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 26 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

(3) Please replace Column 1, line 13 through Column 3, line 21 with the following text, in accordance with the Notice of Allowability, Paper No./Mail Date 20050121.

[0002] There exists a variety of portable electronic timepieces such as wristwatches and electric clocks. Some of these timepieces have a rechargeable power source such as rechargeable batteries or large-capacitance capacitors. Some others have removable battery units. In timepieces, time-keeping units and digital (or analog) displaying units for displaying time operate by using electric power stored in the power source.

[0003] FIG. 11 is a flowchart showing an example of a manufacturing process and a checking process for a timepiece with a battery and a charging means for the battery.

[0004] In FIG. 11, discharging step A101 is conducted before the remaining steps in the manufacturing process of the electric timepiece.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 27 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0005] In discharging step A101, by use of an external discharging circuit, such as that shown in FIG. 12, the battery alone is discharged. In the external discharging circuit 100 shown in FIG. 12, a plurality of batteries (i.e. n batteries) from BA1 to BAn are placed on a battery mounting section 101. Each battery from BA1 to BAn is connected in series to a resister from R1 to Rn, respectively. A sink type constant voltage power source 102 is connected in parallel to each of the above series-connected resisters and batteries. In the above-configured external discharging circuit 100, batteries BA1 to BAn are discharged at the same time. In this case, the number of installation terminals for the batteries in the external discharging circuit 100 has to be enough for the number of batteries to be discharged at the same time.

[0006] After battery discharging step A101, an assembling step A102 and an exterior installation step A103 are conducted. Then a battery charging step A104 is conducted.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 28 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0007] In this charging step A104, the quality of the charging function of the battery is examined, and enough electric energy for operation of the next step (i.e. an operation checking step A105) is stored in the battery. Charging is conducted in the following ways. In a timepiece having a rotating type generator, causing the timepiece to vibrate moves an oscillation weight in the rotating-type generator of the timepiece, and kinetic energy in the oscillation weight is converted by the generator into electric energy, which is subsequently stored in the battery. In a timepiece having a solar panel, electric energy is generated by the solar panel, and the generated electric energy is stored in the battery. In yet another type of timepiece, it is possible to generate electric energy from an inductive energy source, such as an exterior radio wave or a magnetic force, and to thereby charge the battery.

[0008] Confirmation of a charging state is conducted as follows. in the charging step, an operator activates a charging state display function that is installed in the timepiece. The operator then checks the display to confirm whether the battery is charged.

[0009] Battery discharging step A101 is implemented to maintain the accuracy of the monitoring of battery voltage in the charging step to within a certain range.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

 $FORM\ PTO\ 1050$ 

Page 29 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0010] In operation checking step A105, quality verification for the electric timepiece is conducted. This quality verification comprises timepiece operation verification at high and low temperatures. Specifically, in the operation checking step, a trial operation lasting several hours or several tens of hours is conducted at an ambient temperature of about 60 degree centigrade and at an ambient temperature of about minus 10 degree centigrade. During this trial operation period, the timepiece is checked for stoppage and for a delay in displayed time. Then, by confirming a continuous discharging time of the battery after the trial operation, quality confirmation (judgment) is conducted.

[0011] After operation checking step A105, a shipment checking step A106, including an exterior check, and a full-charging step A107 to fully charge the battery are conducted, and then the timepiece is shipped (step A108).

[0012] It is to be noted, in the battery discharging step explained above, the battery alone is discharged by using the external discharging circuit before assembly, and that discharging the battery requires from several to several tens of hours. Therefore, a discharging circuit facility requires enough battery installation terminals for one day's production. Hence, this discharging method is not appropriate for a model produced on a massive scale.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 30 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0013] Also if, for example, after the shipment, a verification operation of a discharging function is required, it is very difficult for the battery to be discharged to a predetermined level without a discharging facility.

[0014] Moreover, there are several kinds of batteries. Even among lithium type batteries, discharging characteristics differs, for example, according to types of electrodes, as shown in FIG. 13. Also, rechargeable batteries have a characteristic of voltage recovery effect by which, after discharging is stopped, voltage rises. Therefore battery voltage is unstable and becomes dispersed after discharging. This voltage dispersion after discharging adversely affects the accuracy of checking.

[0015] Furthermore by purchasing a certain switch while in the charging step, a charging state, such as charged voltage, is indicated by an amount of fast-forwarding movement of the analog second hand on the displaying section. In this case, an external operation such as pushing a certain switch or the like is necessary to determine the charging state. Hence an external input is required, resulting in a problem of necessitating a further operation process. Also, since a use confirms a charging state by observing the amount of fast-forwarding movement of the analog second hand, , there is a possibility of misjudgment due to human error.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 31 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0016] Additionally in the operation checking step, quality verification of the electric timepiece is conducted by checking its operation at both high and low ambient temperatures. More precisely, quality verification of the timepiece is conducted by checking whether the time piece experiences a stoppage (continuous time-keeping trouble) or a time delay under the above conditions. Therefore even when a problem is detected in the timepiece, it is difficult to determine whether the cause of the problem is due to the motor drive unit or due to the battery.

[0017] To confirm that a problem is due to motor drive trouble, it is necessary to examine a gear train unit that drives an hour hand, a minute hand and a second hand. To conduct this examination, it is necessary to dismantle the timepiece to a considerable extent requiring fine detail. Hence, in order to avoid this complicated dismantling examination procedure, there is a demand for simplifying the distinction between a problem due to motor drive trouble and a problem due to another factor. However, in the prior art, it is difficult to distinguish between a motor drive problem and a problem due to another factor.

[0018] Regarding motor drive trouble, when a motor does not appear to be of poor quality, it is not possible to judge that the trouble is due to the motor. However, for example, there exist some low quality motors which, under some temperature conditions, work without causing a delay. Ideally, such motors should also be judged to cause motor problems. However it is difficult to make such a judgment.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 32 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0019] Taking the above situation into consideration, the object of the present invention is to provide an electric timepiece with a checking function which, for example, in the timepiece manufacturing process improves checking accuracy and efficiency, and a checking method for the timepiece.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 33 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

(4) Please replace Column 3, lines 24-25 with the following text, in accordance with the Notice of Allowability, Paper No./Mail Date 20050121.

[0020] Therefore, it is an object of the present invention to overcome the aforementioned problems.

(5) Please replace Column 3, lines 28 - 46 with the following text, in accordance with the Notice of Allowability, Paper No./Mail Date 20050121.

[0021] To solve the above problems, in the timepiece of the present invention comprises an external input unit for receiving an external signal, a display section for displaying the time, a battery unit capable of being recharged, a drive unit for driving the display section using the electric power stored in the battery unit, a comparator unit, and a discharging control unit. The comparator unit monitors the voltage of the battery unit, and compares the voltage with a reference voltage. The discharging control unit, when a prescribed signal is input via the external input terminal, starts discharging the battery unit, and when the comparator unit detects a prescribed condition, stops discharging the battery unit.

[0022] The present invention provides the following advantages: timepiece operation can be checked with improved accuracy and efficiency; an external circuit for discharging the battery in the manufacturing process is unnecessary; and the voltage dispersion of the battery can be lowered before and after charging.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 34 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

(6) Please replace Column 3, line 49 though Column 4, line 18 with the following text, in accordance with the Notice of Allowability, Paper No./Mail Date 20050121.

[0023] FIG. 1 is a block diagram showing a construction of a timepiece of one embodiment of the present invention.

[0024] FIG. 2 is a flowchart showing a process of manufacturing and checking the timepiece.

[0025] FIG. 3 is a block diagram showing construction of each part of the timepiece.

[0026] FIG. 4 is a circuit diagram showing the construction of the operation check function control circuit 310 shown in FIG. 3.

[0027] FIG. 5 is a circuit diagram showing a second external input unit measure circuit 311, operation check function mode select circuit 312, a stored electricity unit discharge control circuit 305, a stored electricity unit charging completion detect circuit 306, and a motor drive trouble detect circuit 304 shown in FIG. 3.

[0028] FIGS. 6A and 6B are timing charts showing operation of the operation check function control circuit 310 shown in FIG. 3.

[0029] FIG. 7 is an exemplary operational timing chart of the structure shown in FIG. 3.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc.

Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 35 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0030] FIG. 8 is a block diagram explaining a discharging current in a motor drive unit E shown in FIG. 3.

[0031] FIGS. 9A, 9B and 9C collectively form a flowchart showing flow of operation and checking process of the timepiece of the present invention.

[0032] FIG. 10 is a diagram explaining modes 1 to 3 of the operation check process.

[0033] FIG. 11 is a flowchart showing an operation and checking process of a timepiece according to prior art.

[0034] FIG. 12 is a circuit showing an external discharging circuit for batteries according to prior art.

[0035] FIG. 13 is a diagram showing discharging characteristics of two types of lithium rechargeable battery (MT: which uses manganese and titanium for electrode, CT: which uses titanium and carbon for electrode).

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 36 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

(7) Please replace Column 4, line 23 through Column 23, line 7 with the following text, in accordance with the Notice of Allowability, Paper No./Mail Date 20050121.

[0036] With reference to the drawings, one embodiment of present invention will FIG. 1 is a block diagram which shows a construction of the be described. timepiece 1 of one embodiment of the present invention. In FIG. 1, the timepiece 1 is a wristwatch. The electric timepiece 1 comprises a generator system A, a power supply system B, a control unit C, a motor unit D, a motor drive circuit E, a first external input terminal F, and a second external input terminal G. A brief explanation of the operation of these components follows. The generator system A generates alternating current. The power supply system B rectifies the alternating current, then stores the generated energy into the battery unit 48, and then raises or lowers the stored voltage, and then supplies power to the electrically driven components. The control unit C controls the entire timepiece 1. The motor unit D comprises a second hand 61, a minute hand 62, a hour hand 63, and a stepping motor 10 for moving the hands. The motor drive circuit E is a circuit for driving the stepping motor 10 in the motor unit D, based on a control signal from the control unit C. The first external input unit F and the second external input unit G are means for changing modes in an operation check process. This operation check process is one feature of the timepiece 1 of the present invention.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 37 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0037] The generator system A comprises a generating apparatus 40, an oscillating weight 45, and an acceleration gear 46. The generating apparatus 40 in FIG. 1 is an electromagnetic induction type AC generator apparatus. The electromagnetic induction type AC generator apparatus comprises a generator rotor 43, a generator stator 42, and a generator coil 44. The oscillating weight 45 is a means for providing the generator rotor 43 with energy. In this wristwatch type electric timepiece 1, the oscillating weight 45 is made to rotate by movement of a user's arm. The movement of the oscillating weight 45 is transmitted to a generator rotor 43 via an acceleration gear 46. Then the generator rotor 43 rotates in a generator stator 42. thus voltage is induced in the generator coil 44. The voltage is output from two output terminals of the generator coil 44. In this way, in the generator system A, power generation is achieved by use of energy related to the user's everyday life.

[0038] The power supply system B comprises a rectifier circuit 47, a battery (a battery unit) 48 and a voltage raising and lowering circuit 49. The alternating voltage from the generator system A is rectified by the rectifier circuit 47 into a direct voltage, and is stored in the battery (the battery unit) 48. The battery unit 48 comprises a large-capacitance capacitor or a rechargeable battery such as a lithium battery. The direct voltage stored in the battery 48 is supplied to the voltage raising and lowering circuit 49. The voltage raising and lowering circuit 49 is a circuit for, by using more than one of capacitors 49a to 49c, raising or lowering the direct voltage by multiple factors. The output voltage of the voltage raising and lowering circuit 49 is controllable by a control signal \$\phi11\$ from the

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 38 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

**[0039]** In the structure shown in FIG. 1, higher electric potential side of battery 48 is identified as a reference electric potential GND. The lower electric potential side of battery 48 is identified as a first voltage low reference VTKN, and a second voltage on the lower electric potential side of raising and lowering circuit 49 is identified as a second voltage low reference VSS. Output voltage of generator coil 44 is input to control unit C as a control signal  $\phi$ 13. Voltage VSS is input to the control unit C as a control signal  $\phi$ 12.

[0040] A motor drive circuit E creates a drive pulse based on a drive clock supplied from control unit C, and then provides the drive pulse to a stepping motor 10 in motor unit D. Stepping motor 10 comprises a rotator section. The rotator section rotates by a fixed amount when a drive pulse is applied to stepping motor 10. The rotation of the rotating part of stepping motor 10 is transmitted to second hand 61 by way of a second intermediate wheel 51 and a second wheel 52, both wheels being connected to the rotating part. The second hand thus rotates providing an indication of the passage of time in seconds. Additionally, the rotation of the second wheel 52 is transmitted to a minute intermediate wheel 53, a minute wheel 54, an hour intermediate wheel 55, and an hour wheel 56. The minute wheel 54 is connected to a minute hand 62. The hour wheel 56 is connected to a hour hand 63. Therefore these hands works in conjunction with the rotation of stepping motor 10, and thereby indicate the passage of time in hours and minutes.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 39 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0041] Although not described in the drawings, it is possible to connect other transmission systems to the gear train 50 which is constructed of wheels 51 to 56 in order to display a calendar and so on. For example, to display a date, it is possible to add a cylindrical intermediate wheel, an intermediate date wheel, and a date wheel and so on. Further still, it is possible to add a calendar correction gear train (such as a first calendar correction wheel, a second calendar correction wheel, a calendar correction wheel, and a date disc).

[0042] The first external input unit F comprises a crown for setting time and a circuit for electrically detecting the time-setting operation. In this embodiment, the second external input unit G is used as a switch for starting an operation check function of the timepiece 1. The second external input terminal G is an indicator switch installed on the exterior section of the wristwatch. The second external input terminal G is used to confirm the charging state of battery 48. Also in this embodiment, the second external input terminal G is used as a switch for inputting a signal to change between modes 1 to 3 while performing the operation check process (B100). Operation state of the first external input unit F and the second external input unit G is input to the control unit C in the form of an electric signal.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 40 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0043] With reference to FIG. 2, an outline of the operation check process of this embodiment will be described. FIG. 2 is a flowchart showing an example of a manufacturing and checking process of the electric timepiece of the present embodiment. The operation check process B100 is conducted after the manufacturing process (step A102) and the exterior installation process (step A103). The operation check process B100 has three steps (step B101, step B104, and step B105). These three steps are conducted by using functions of modes 1 to 3 which are present in the timepiece.

[0044] The first process (step B101) of the operation check process B100 corresponds to discharging step A101 in FIG. 11. The first process is executed as a preparation step for checking the charging function of timepiece 1. In this first process, use of mode 2 of timepiece 1, starts an electric power consumption circuit, which discharges electric charge from battery 48 and thereby controllably drops the voltage of the battery to prescribed voltage level.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 41 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0045] The second process step (step B104) of the operation check process B100 is a process for determining the efficiency, or quality, of a charging operation. This second process is implemented by a charging-performance-quality-judge function of mode 2 of timepiece 1. More specifically in this second process, the electric timepiece 1 is supplied with a vibration, and its internal oscillating weight is thereby made to rotate. Thus, electricity is generated in generator system A, and battery 48 is charged. Then, the charging-performance-quality-judge function of mode 2 determines if the battery's voltage reaches a charge-complete voltage level within a prescribed period of time, and the result is conveyed to the user by movement of second hand 61. That is, mode 2 determines if the battery is charged up to a predetermined voltage level within a prescribed time period, and outputs the result.

[0046] The third process (step B105) of the operation check process B100 is a process for poor quality detection by operating the timepiece 1. In more detail, in this third process, at high or low temperatures, although motor drive circuit E is able to rotate stepping motor 10, drive circuit E generates an irregular motor drive pulse, which will result in higher electric power consumption. Operation at these severe conditions enable detection of motor trouble, which is not detectable when generating a normal motor drive pulse. When trouble is detected, movement of, for example, second hand 61 is changed from a normal state to a different state, which state is maintained. The user sees that the movement of second hand is different than in the normal state, and thereby knows that there is a problem with the motor.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 42 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0047] Next, with reference to FIGS. 3 to 8, details of each part of timepiece 1 shown in FIG. 1 will be described. FIG. 3 is a block diagram showing detail of the construction of the control unit C, and signal flows between units of from A to G. In FIG. 3, blocks of from 301 to 312 are circuit blocks in the control unit C, and those surrounded by dashed lines are not.

[0048] The charge detecting circuit 301 receives the output voltage of generator coil 44 as a generation voltage signal SW (\$\psi\$13), and, in accordance with the signal, detects a generation state of the generator system A. Then the circuit 301 outputs a signal indicating a detection result of the charging state as a charge detect result signal SA. Signal SA which is input to rectifier circuit 47 in power supply system B is used as a signal for controlling a rectification operation. The rectified output of rectifier circuit 47 is supplied to battery 48 (the battery unit) as a rectification output signal SB. A stored voltage signal SC showing the stored voltage (=VKTN) of battery 48 is applied to a raising and lowering circuit 49 and a voltage detecting circuit 302.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 43 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0049] The voltage detecting circuit 302 receives the stored voltage signal SC, a stored voltage raising and lowering result signal SD (\$\phi12=VSS\$), and a voltage detect control signal SX. The stored voltage raising and lowering result signal SD is a signal indicating the output voltage of the raising and lowering circuit 49. The voltage detect control signal SX is output from a timepiece control circuit 303. The voltage detecting circuit 302, when the voltage detect control signal SX is active, compares the signal SC, which indicates the stored voltage VKTN, with predetermined reference comparison voltages of DCHRGV and CHRGV respectively, then outputs a voltage detect result signal SN comprised of bits SN1 and SN2 indicating respective comparison results.

[0050] It is to be noted that rather than comparing stored voltage VTKN with the reference comparison voltages, it is possible to compare the raising and lowering voltage VSS with the reference voltages and to output the comparison result as signal SN.

[0051] For example, when the raising and lowering circuit 49 is operated to provide a raising factor of 2, if it is detected that the absolute value of VSS is 1.25 V, outputting the voltage detect result signal SN indicating the absolute value of VTKN of 0.625 V gives an equivalent effect.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 44 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0052] The timepiece control circuit 303 uses the output voltage VSS of the raising and lowering circuit 49 as a power source. The timepiece control circuit 303 receives a first and a second stored electricity unit discharge control signals SO1 and SO2 from a stored electricity unit discharge control circuit 305, a stored electricity unit charge completion control signal SP from a stored electricity unit charging completion judge circuit 306, a motor drive trouble judge signal SQ from a motor drive trouble judge circuit 304, a high-frequency magnetic field detect result signal SK from high-frequency magnetic field detect circuit 307, an alternating current magnetic field detect result signal SL from an alternating current magnetic field detect circuit 308, and a rotation detect result signal SM from a rotation detect circuit 309.

[0053] Then the timepiece control circuit 303 generates the voltage detect control signal SX, and supplies it to the voltage detecting circuit 302.

[0054] The timepiece control circuit 303 generates motor driving signals SE, SF, SG, and SH, and supplies them to the motor drive circuit E, and also generates a non-rotation detect measure signal SY, and supplies it to the motor drive trouble judge circuit 304.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 45 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0055] The motor drive signal SE is a pulse signal comprised of a normal driving pulse, a rotation detect pulse, a high frequency magnetic field detect pulse, a magnetic field detect pulse, an auxiliary pulse, and so on. The normal driving pulse is a pulse supplied to the motor drive circuit E for a regular motor drive. The rotation detect pulse is a pulse supplied to the motor drive circuit E when detecting whether there is a high-frequency magnetic field. The high frequency magnetic field detect pulse is a pulse supplied to the motor drive circuit E for detecting an external magnetic field. The auxiliary pulse is a pulse that is output when the motor fails to rotate in response to only the normal driving pulse. This auxiliary pulse has higher effective electric power than the normal driving pulse. When the auxiliary pulse is generated, the non-rotation detect measure signal SY is generated.

[0056] The motor driving signal SF is a pulse for controlling the motor driving circuit E when discharging the battery 48.

[0057] The motor driving signal SG is a pulse for controlling the motor unit D when charging of battery 48 is completed.

[0058] The motor driving signal SH is a pulse for controlling the motor unit D for hand movement other than normal hand movement, and is output when motor trouble takes place.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 46 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0059] When a high-frequency magnetic field detect pulse is supplied to the motor drive circuit E as the motor drive signal SE, a bidirectional induced voltage is generated in a drive coil of the stepping motor. The high frequency magnetic field detect circuit 307 is a circuit detecting existence of a high-frequency magnetic field by comparing a voltage SJ of the induced voltage with the pre-determined reference value for alternating current magnetic field detection.

[0060] When a magnetic field detect pulse is supplied to the motor drive circuit E as the motor drive signal SE, a bidirectional induced voltage is generated in a drive coil of the stepping motor. The alternating current magnetic field detect circuit 308 is a circuit for detecting existence of an alternating current magnetic field by comparing a voltage SJ of the induced voltage with the pre-determined reference value for alternating current magnetic field detection.

[0061] When a rotation detect pulse is supplied to the motor drive circuit E as the motor drive signal SE, a bidirectional induced voltage is generated in a drive coil of the stepping motor. The rotation detect circuit 309 is a circuit for detecting existence of a rotation of the drive motor by comparing a voltage SJ of the induced voltage with the pre-determined reference value for rotation detection.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 47 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0062] It is to be noted that a section in the timepiece control circuit 303 for outputting the motor drive signal SE, the high frequency magnetic field detect circuit 307, the alternating current magnetic field detect circuit 308, and the rotation detect circuit 309 are based on known techniques used for controlling a stepping motor drive. For example, the technique is described in Japanese Patent Application Laid-Open Publication No.10-225191 entitled "Control Device for Stepping Motor, Its Control Method, and Time Keeping Device", and Japanese Patent Publication No. 3-45798 entitled "Analog Electric Timepiece", both of which are hereby incorporated by reference.

[0063] An operation check function control circuit 310 receives a first external input signal SR1 and a first external input differential signal SR2. The first external input signal SR1 is a signal output from a first external input unit F, indicating that a switch (a crown) in the first external input unit F is operated. The first external input differential signal SR2 is a differentiated signal of the first external input signal SR1. The operation check function control circuit 310 outputs an operation check function control signal SS.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 48 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0064] A second external input unit measure circuit 311 receives an operation check function control signal SS and a second external input signal ST. The second external input signal ST is a signal output from a second external input unit G, indicating that a switch (a crown) in the second external input unit G is operated. The second external input unit measure circuit 311 outputs an operation check function mode select signal SU which has two bits of SU1 and SU2.

[0065] The operation check function mode select circuit 312 receives the operation check function mode select signal SU and the operation check function control signal SS. And the operation check function mode select circuit 312 outputs an operation check function mode select result signal SV which has three bits of SV1, The three bits of SV1, SV2, and SV3 of the operation check SV2. and SV3. function mode select result signal SV are input to the stored electricity unit discharge control circuit 305, the stored electricity unit charging completion judge circuit 306, and the motor drive trouble judge circuit 304 respectively. A bit SV1 of the operation check function mode select result signal SV is a bit indicating by positive logic that the operation check function is in the mode 1. The bit SV1 is at a high level when the mode of the operation check function is in the mode 1. A bit SV2 is a bit indicating by positive logic that the operation check function is in the mode 2. The bit SV2 is at a high level when the mode of the operation check function is in the mode 2. A bit SV3 is a bit indicating by negative logic that the operation check function is in the mode 3. The bit SV3 is at a low level when the mode of the operation check function is in the mode 3.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 49 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0066] Next, referring to FIGs. 4, 5, and 7, a description will be provided with respect to the operation check function control circuit 310, the second external input unit measure circuit 311, the operation check function mode select circuit 312, the stored electricity unit discharge control circuit 305, the stored electricity unit charging completion judge circuit 306, and the motor drive trouble judge circuit 304.

[0067] FIG. 4 is a circuit diagram showing the detailed operation of check function control circuit 310 shown in FIG. 3. The operation check function control circuit 310 comprises two 2-bit counters 401 and 402, a 1-bit counter 403, two D flip-flops 404 and 405, an SR latch 406, three double-input ORs 407 to 409, a double-input AND 410, a double-input XNOR (exclusive logic addition of negative logic output) 411, and ANDs 412 and 413 each of which has a positive logic input terminal and a negative logic input terminal.

[0068] An output signal of OR gate 408 is input to the reset terminal R of the 2-bit counter 401. A clock signal F1 having a cycle of one second is input to the clock terminal CLK of the 2-bit counter. The 2-bit counter 401 counts the clock signal F1 when the output signal of the OR 408 is at a low level.

[0069] The first external input signal SR1 is input to the positive logic input terminal of the AND 412. The signal SR1 is set to a high level when the crown, which is the switch of the first external input unit F, is pulled out by two clicks.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 50 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0070] The first external input differential signal SR2 is input to the positive logic input of the AND 413. The signal SR2 is a differentiated signal of the signal SR1. In more detail, the signal SR2 is generated when the crown in a state of being pulled out by two clicks is pushed back by one click or two, the first external input signal SR1 is reset from a high level to a low level. The signal SR2 is a single pulse signal having a predetermined pulse width.

[0071] The operation check function mode select circuit 312 output the operation check function mode select result signal SV2, which is applied to the negative logic input AND gates 412 and 413. When the signal SV2 is at a low level, AND gates 412 and 413 output the first external input signal SR1 and the first external input differential signal SR2 as they are.

[0072] The clock signal F1 having a cycle of one second is input to the clock terminal CLK of the 1-bit counter 403. The output of AND gate 412 is input to the active low reset terminal R of the 1-bit counter 403. The 1-bit counter 403 counts pulses in clock signal F1 when the output signal of AND gate 412 is at a high level.

[0073] The data terminal D of D flip-flop 404 is fixed at a high level. The reset terminal R of D flip-flop 404 is active low. The output of AND gate 412 is applied to the reset terminal R of D flip-flop 404. Output XQ of 1-bit counter 403 is applied to the clock input terminal, CLK, of D flip-flop 404. Accordingly, when the output signal of AND gate 412 is at a high level, D flip-flop 404 responds to a rise at output XQ of 1-bit counter 403 by latching in the high level at its data terminal D and outputting the same from its output terminal Q.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 51 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0074] The data terminal D of the D flip-flop 405 is fixed at a high level. Reset terminal R of D flip-flop 405 is active low and it receives the output from AND 410. The output from AND aate 412 is applied to the clock input terminal CLK of D flip-flop 405. Accordingly, when the output signal of AND gate 410 is high, D flip-flop 405 will read its input high signal at its terminal D and output the same on output terminal Q in response to a rise at the output of AND gate 412.

[0075] The OR 407 receives the "21" output Q1 from 2-bit counter 401 and output Q from D flip-flop 405.

[0076] The output OR gate 407 coupled to the set terminal S of SR latch 406. Output Q of D flip-flop 404 is applied to the reset terminal R of SR latch 406.

[0077] The OR 409 outputs the logic OR function of the output Q of SR latch 406 and the output of AND gate 413.

[0078] The output of OR gate 409 is applied to the clock terminal CLK of 2-bit counter 402. The output Q of SR latch 406 is applied to the reset terminal R of 2-bit counter 402. When the output of SR latch 406 is at a low level, counter 402 counts signal SR2 supplied via AND gate 413 and OR gate 409. Here, when the output of OR 407, which is coupled to the set input S of SR latch 406 is at a low level, the output Q of SR latch 406 is reset in response to a high level signal at its reset input R.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 52 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0079] The 2-bit counter 402 has a "20" output (i.e. Q0) and a "21" output (i.e. Q1). These output terminals are connected to input terminals of AND gate 410. When output Q of SR latch 406 is at a low level, signal SR2 is permitted to pass through OR gate 409 to 2-bit counter 402. Thus, if the output of SR latch 406 is low, and three SR2 pulse signals are applied to the the 2-bit counter 402, the outputs (Q0 and Q1) of the 2-bit counter 402 will go high upon the third pulse of signal SR2 and cause the output of AND gate 410 to become high.

[0080] The output signal of the AND 410 is output as operation check function control signal SS from the operation check function control circuit 310. The signal SS, when at a high level, starts the operation check function. Signal SS is also input to the active low reset input R of D flip-flop 405, as mentioned above.

[0081] The XNOR 411 outputs a high level, when both of the "2" output Q0 and the "2" output Q1 of counter 402 are at a low level or both are at a high level. XNOR 411 outputs a low level when both Q0 and Q1 of counter 402 at different levels.

[0082] OR gate 408 outputs a logical OR function of the output signal from XNOR 411 and the output signal from AND gate 413. The output of OR gate 408 is applied to reset terminal R of 2-bit counter 401.

[0083] FIG. 6A, 6B, and 7 are timing diagrams of a function of the operation check function control circuit 310 explained above.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 53 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0084] First, when the operation check function mode is other than mode 2, the operation check function mode select result signal SV2 is at a low level, and the operation check function control signal SS which is at a low level will be described.

[0085] In this case, the operation check function control circuit 310 receives the signal SR1 which is at a high level for more than 1 or 2 seconds (period T1) of time, and from the time the signal SR1 is set to a low level, when the signal SR1 falls twice continuously from a high level to a low level at an interval T2, namely less than an average of 1.5 second, sets the operation check function control signal SS to a high level.

[0086] This operation is described with reference to FIGs. 6A and 6B.

[0087] At the initial state, the output signal Q of the SR latch 406is at high level, both the output signals Q0 and Q1 of the counter 402 are at a low level, the signal SS is at a low level, the output signal of the dual-input XNOR gate 411 is at a high level, both the output signals Q0 and Q1 of the counter 401 are at a low level, and the output signal Q of D flip-flop 405 is at a low level.

[0088] When the crown is pulled out to the second click, the signal SR1 is set to a high level. As a result, the output signal of AND gate 412 is set to a high level, and the reset of the counter 403 and the D flip-flop 404 are cancelled.

[0089] After this cancellation, when the first clock pulse F1 is generated, counter 403 counts this clock pulse F1 causing its output signal XQ to fall (arrow a1).

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 54 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0090] When the second clock pulse F1 is generated, counter 403 counts this pulse and its output signal XQ rises (the arrow a1). As a result, a high level signal is input to the clock in put of D flip-flop 404, and output Q of the D flip-flop 404 rises (arrow a3). Then due to this rise in the output Q of D flip-flop 404, SR latch 406 is reset, and the output Q of SR latch 406 is reset to a low level (arrow a4). Because the output of SR latch 406 is reset to a low level, the reset state of counter 402 is cancelled, and counter 402 enters a state where it can actively count.

[0091] Next, when the crown is pushed back from the second click to the first click or to the normal position, the signal SR1 falls to a low level. As a result, counter 403 and D flip-flop 404 are reset, and output Q of the D flip-flop 404 is set to a low level.

[0092] On the other hand, when pulse signal SR2 is generated by the fall of signal SR1, pulse signal SR2 starts counter 402, and the output Q0 of counter 402 rises to a high level (arrow a6). As a result, the output signal of XNOR gate 411 is set to a low level (arrow a7). Thus the reset state of counter 401 is cancelled, and counter 401 is set to an active counting state, i.e. a state where it can actively count.

[0093] As described above, after the crown is pulled out to the second click, when two clock pulses F1 are generated, counter 402 is set to its active counting state. Then when the crown is pushed back to the first click or to the normal position, the counter 401 is set to its active counting state.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 55 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0094] In the above description, in the period from the rise to the fall of the signal SR1, two clock pulses F1 are generated. However, a case where three or more clock pulses F1 are generated has a similar result.

[0095] Afterward, if the crown is not adjusted, signal SR1 does not change, and clock pulse F1 is generated, then counter 401 will continue to count and its output Q0 will be set to a high level (the arrow a8). Then if another clock pulse F1 is generated, it will be counted by counter 401 resulting in output Q0 of counter 401 being set to a low level, and output Q1 of counter 401 being set to a high level (arrow a9).

[0096] Then because the output signal Q1 of the counter 401 is set to a high level, the output Q of SR latch 406 is set to a high level (arrow a10). As a result, counter 402 is reset, output Q0 of counter 402 is set to a low level (arrow a11), and the output of XNOR gate 411 is set to a high level (arrow a12).

[0097] Then because the output signal of XNOR gate 411 is set to a high level, counter 401 is reset (arrow a13) and will not count even if clock pulse F1 is generated.

[0098] As described, even when counters 401 and 402 are set to their active counting state by pulling the crown to the second click and pushing it back to the original position, if the crown is not adjusted, the operation check function control circuit 310 returns to the state before adjusting the crown, and signal SS does not change.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 56 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0099] In comparison, when counters 401 and 402 are set to their active counting state by pulling the crown to the second click, if a prescribed crown adjusting is carried out, signal SS is raised by the operation check function control circuit 310.

[0100] FIG. 6B will now be described. Operations relating to arrows a1 to a7 are the same as those described with reference to FIG. 6A.

[0101] As described in FIG. 6A, after the crown is pulled out to the second click, when two clock pulses F1 are generated, counter 402 is placed in its active counting state. Then when the crown is pushed back to the first click or to the normal position, counter 401 is placed in its active counting state (arrows a1 to a7).

[0102] Afterward, if the clock pulse F1 is generated, this clock pulse F1 is counted by counter 401, and the count value of counter 401 becomes "1" (arrow a11). However, if pulse SR2 is generated by adjusting the crown before the next clock pulse F1 is generated, counter 401 will be reset and its count value will becomes "0" (arrow a12). Counter 402 counts pulse SR2, and the count value of counter 402 will becomes "2" (arrow a13).

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 57 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0103] When clock pulse F1 is again generated, it will be counted by counter 401, whose count value will become "1" (arrow a14). But if pulse SR2 is generated by the adjusting the crown before the next clock pulse F1 is generated, counter 401 will be reset its count value will become "0" (arrow a15). Also, counter 402 will count pulse SR2, and its count value will become "3" (arrow a13). As a result, signal SS will be set to a high level (arrow a17). By this, the operation mode of the electric timepiece is set to mode 1, and the reset state of D flip-flop 405 is cancelled.

[0104] When the count value of counter 402 becomes "3", the output of XNOR gate 411 is set to a high level (arrow a18). As a result, counter 401 is reset. Therefore, further generations of clock pulse F1 will not be counted by counter 401 until it is set active again.

[0105] As described above and shown in Fig. 6B, three conditions are required to set signal SS to a high level. Firstly, during a period from the rise to the fall of signal SR1, two or more clock pulses F1 are generated. Secondly, another rise and fall pulse of signal SR1 is generated followed by another F1 pulse. Thirdly before the generation of a subsequent clock pulse F1, another rise and fall pulse of signal SR1 (the pulse SR2) takes place, by which signal SS is set to a high level. Here, because the period of clock F1 is one second, the time period from the rise of signal SR1 to the fall of signal SR1, or the time period T1 in FIG. 7, will be fully complete within two seconds.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 58 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0106] The time period from the first fall to the second fall of the signal SR1, or the time period from the third fall to the fourth fall of the signal SR1, or the time period T2 in FIG. 7, will be completed within 1.5 seconds.

[0107] Next, the state when the operation check function mode select result signal SV2 is at a low level, and the operation check function control signal SS is at a high level will be described.

[0108] In this case, when the signal SR1 rises, the mode 1 is cancelled. This operation is described in reference to in FIG. 6B.

[0109] First, when the signal SR1 rises, a high level signal is input to D flip-flop 405, and the output Q of D flip-flop 405 becomes is set to a high level (arrow a21). As a result, SR latch 406 is set (arrow a22), output a high signal at its output and thereby placing counter 402 in a reset state. As a result, the count value of counter 102 becomes "0" (arrow a23). Then because counter 402 is in its reset state, signal SS is set to a low level, and mode 1 is cancelled (arrow a24).

[0110] Since signal SS is at a low level, D flip-flop 405 is reset (arrow a25). The subsequent operation depends on the wave form of signal SR1, and is described above.

[0111] Next, reference to FIGS. 4 and 7, the state when the operation check function mode is to mode 2, and the operation check function mode select result signal SV2 is at a high level will be described.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 59 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0112] In this case, even if the signals SR1 and SR2 changes, the operation check function control signal SS is not set to a low level.

[0113] Next, with reference to FIG. 5 a detailed description will be given with respect to the second external input unit measure circuit 311, the operation check function mode select circuit 312, the stored electricity unit discharge control circuit 305, the stored electricity unit charging completion judge circuit 306, and the motor drive trouble judge circuit 304.

[0114] The second external input unit measure circuit 311 comprises an inverter 501, a dual-input AND gate 502, and a 2-bit counter 503. The inverter 501 receives the operation check function control signal SS. The AND gate 502 receives the second external input signal ST and the operation check function mode select result signal SV3. Here, the second external input signal ST is a signal that is set to a high level when the switch (indicator switch) of the second external input unit G is pushed back. The output of inerter 501 is applied to the reset input of the 2-bit counter 503, and the output of AND gate 502 is applied to the clock input of the 2-bit counter 503. Therefore, both signals SS and SV3 are at a high level, the 2-bit counter 503 is placed in its active counting state and counts the number of pulses of second external input signal ST (i.e. the number of many times the indicator switch is pushed back). Signal SV3 is generated by decoding the output of counter 503, and it is set to a low level when the count value of counter 503 is 2. Therefore, counter 503 counts from 0 to 2.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 60 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0115] In an explanatory example of FIG. 7, after the operation check function control signal SS is set to a high level at time t1, bit signals SU1 and SU2 at respective outputs Q0 and Q1 of counter 503 are set at low levels. At time t2, as the signal ST, a pulse signal is input to the counter 503, bit SU1 of the counter 503 is set to a high level and bit SU2 of the counter 503 is set to a low level. At the time t3, as the signal ST, another pulse signal is input to the counter 503, the bit SU1 of the counter 503 becomes the low level and the bit SU2 of the counter 503 are set to a high level. When the bit SU1 is set to a low level and the bit SU2 is set to a high level, the signal SV3 is set to a low level. In this case, for example, even if, as the signal ST, a pulse signal is input to the counter 503, the output value of the counter 503 does not change. The counter 503 is reset when the signal SS is set to a low level (at time t5).

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 61 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0116] The operation check function mode select circuit 312 in FIG. 5 comprises 3-input AND gate 504 (having two active low inputs and one active high input), an 3-input NAND 506 (having one active low input and two active high inputs). Bits SU1 and SU2 of counter 503 are applied to the two active low inputs of AND gate 504, and the operation check function control signal SS is applied to the active high input of AND gate 504. As shown in FIG. 7, when both the bits SU1 and SU2 of the counter 503 are at a low level and the operation check function control signal SS is at a high level, the AND gate 504 outputs the operation check function mode select result signal SV1 at a high level indicating the operation check function is at mode 1. In the same way, when the bit SU2 of the counter 503 is at a low level and both the bit SU1 and the operation check function control signal SS are at a high level, the AND gate 505 outputs the operation check function mode select result signal SV2 at a high level indicating the operation check function is at the mode 2. When the bit SU1 of the counter 503 is at a low level and both the bit SU2 and the operation check function control signal SS are at a high level, the NAND gate 506 outputs the operation check function mode select result signal SV3 at a high level indicating the operation check function is at the mode 3.

[0117] The stored electricity unit discharge control circuit 305 comprises an inverter 507, a D flip-flop 508, a dual-input AND gate 509, and a 3-input AND gate 510.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 62 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0118] Voltage detect result signal SN1 is input to inverter 507. Signal SN1 comes from one the bit lines of the voltage detect result signal SN. The signal SN1 is set to a high level, when it is detected that the signal SC indicating the stored voltage VKTN becomes lower than the discharge reference voltage DCHRGV (further from the ground VDD, that is, not reaching the predetermined discharge voltage). It is to be noted, instead of the above configuration, it is also possible to set the signal SN1 to a high level, when it is detected that the stored voltage raising and lowering result signal SD which indicates the output voltage VSS of the raising and lowering circuit 49 becomes lower than the discharge reference voltage DCHRGV.

[0119] Regarding D flip-flop 508, the operation check function mode select result signal SV1 is input to the reset terminal R and the output signal of inverter 507 is input to the clock terminal CLK, and the data input terminal D is fixed at a high level.

[0120] AND gate 509 outputs the logic AND function of output XQ of D flip-flop 508 and the operation check function mode select result signal SV1 as the first stored electricity unit discharge control signals SO1.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 63 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

**[0121]** AND gate 510 has an active low input and two active high inputs. The first stored electricity unit discharge control signals SO1 from AND gate 509 is applied to the active low input of AND gate 510. The operation check function mode select result signal SV1 and the discharge reference voltage DCHRGV are applied to the active high inputs of AND gate 510. AND gate 510 outputs the logical AND function of its input signals as the second stored electricity unit discharge control signals SO2.

[0122] As shown in FIG. 7, the stored electricity unit discharge control circuit 305 sets the first stored electricity unit discharge control signals SO1 to a high level when operation check function mode shifts to the mode 1 when the battery unit (battery 48) is being charged.

[0123] In a period P1 when the first stored electricity unit discharge control signals SO1 are at a high level, the timepiece control circuit 303 in FIG. 3 outputs as the motor driving signal SF a drive clock signal which short-circuits the motor dive circuit E or fast-forwards the motor unit D. Accordingly, during period P1 in FIG. 7, the electric charge in battery unit 48 is released as a drive current on a scale much higher than that of the normal drive state of the motor unit D.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 64 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0124] As discharging continues, when the stored electricity voltage VTKN or the stored electricity voltage raising and lowering result voltage VSS becomes higher than the discharge reference voltage DCHRGV (that is, nearer to the ground VDD, meaning the discharging operation is progressing), the signal SN1 is set to a low level synchronous with the voltage detect control signal SX, which is repeatedly set to a low level in a predetermined cycle. When the signal SN1 set to a low level, the stored electricity unit discharge control circuit 305 sets the first stored electricity unit discharge control signals SO1 to a low level. Thus, the period P1 shifts to a period P2.

[0125] When the first stored electricity unit discharge control signals SO1 are set to a low level, the timepiece control circuit 303 in FIG. 3 outputs for example a signal to stop the motor drive unit E. Accordingly, during period P2, discharging of battery unit 48 is stopped, and the stored electricity voltage VTKN or the stored electricity voltage raising and lowering result voltage VSS is gradually brought to a low voltage by the voltage recovery effect. Then when the voltage VTKN or VSS becomes lower than the discharge reference voltage DCHRGV, the signal SN1 is set to a high level synchronous with the voltage detect control signal SX, and the second stored electricity unit discharge control signals SO2 is set to a low level. By this, the period P2 shifts to a period P3.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 65 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0126] It is to be noted that, although not shown in FIG. 3, the operation check function control signal SS and the operation check function mode select result signal SV and the like are supplied to the timepiece control circuit 303. The timepiece control circuit 303 is capable of distinguishing the shifting state between each mode by these control signals.

[0127] When the second stored electricity unit discharge control signals SO2 are set to a high level, the timepiece control circuit 303 in FIG. 3 outputs, as the motor driving signal SF, a drive clock signal to fast-forward the motor unit D. Here, fast-forwarding modes include 32 hertz fast-forwarding, an intermittent drive of 32 hertz drive and stop, 8 hertz fast-forwarding, and the like. During P3, the electric charge of the battery unit 48 is re-released to be a drive current on a scale of smaller than that of the period P1 and larger than that at the normal drive state.

[0128] Then, when the voltage VTKN or VSS again becomes higher than the discharge reference voltage DCHRGV, the signal SN1 is set to a low level at a timing synchronous with the voltage detect control signal SX, and the second stored electricity unit discharge control signals SO2 are set to a low level. Thus, period P3 shifts to period P4.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 66 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0129] When the second stored electricity unit discharge control signals SO2 are at a low level, the timepiece control circuit 303 stops the motor drive circuit E. Therefore, during period P4, discharging of the battery unit 48 is stopped, and the stored voltage VTKN of the battery unit 48 or the stored raising and lowering result voltage VSS is again gradually brought to the low voltage by the voltage recovery effect. Until the stored voltage becomes stable or the shift to mode 2 is carried out by the external input, the operations performed during periods P3 and P4 are repeated and the discharging is carried out. However, in the example of FIG. 7, after one repeat operation a shift to the mode 2 is conducted.

[0130] Next, the stored electricity unit charging completion judge circuit 306 shown in FIG.5 will be described. The circuit 306 is composed of an AND gate 511, and outputs as the stored electricity unit charge completion control signal SP a logical AND function of the voltage detect result signal SN2 and the operation check function mode select result signal SV2. Here, the signal SN2 is a signal output from the voltage detecting circuit 302 and is set to a high level when the stored electricity voltage VTKN or the stored voltage raising and lowering result signal SD (VSS) becomes lower than the charge reference voltage CHRGV (that is, further from the ground VDD, or reaching the predetermined discharge voltage). The signal SV2 is a signal output from the operation check function mode select circuit 312 and is set to a high level when the mode is 2. Accordingly, the signal SP becomes is set to a high level when the operation check function is at mode 2 and the stored electricity unit 48 is charged until it reaches charge reference voltage CHRGV.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 67 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0131] In mode 2 in the timing chart of FIG. 7, a vibration is given to the timepiece from outside, and electricity is generated in the generator system A. Therefore charging of the battery unit 48 is conducted, and the stored voltage VTKN goes down (period P5). During this time, the timepiece control circuit 303 supplies for example a prefixed pulse signal to the motor drive circuit E, and causes the motor unit D to perform normal hand movement (one-second interval movement).

[0132] Charging continues, and when the stored voltage VTKN or the stored raising and lowering result voltage signal SD (VSS) becomes lower than the charge reference voltage CHRGV, the signal SN2 is set to a high level synchronous with the voltage detect control signal SX. Additionally, the stored electricity unit charge completion control signal SP is set to a high level. Thus, period P5 shifts to period P6.

[0133] When the stored electricity unit charge completion control signal SP is set to a high level and the operation enters into period P6, the timepiece control circuit 303 supplies, for example, the motor driving signal SG to the motor dive circuit E, and controls the hand movement state of the motor unit D to for example two-second interval movement which is different from the normal hand movement (in this case, one-second interval movement). By this change of the hand movement operation, notification of completion of charging is provided. It is to be noted that, in period P6, if the charging voltage increases (that is, discharging is conducted), charging is conducted in the same way as in period P5. Accordingly, in practice, periods P5 and P6 are repeated, and the charging voltage becomes stable.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 68 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0134] Next, the motor drive trouble judge circuit 304 shown in FIG.5 will be described. Circuit 304 comprises dual-input AND gates 512 and 513 (both having one active-high input and active-low input), a triple-input OR gate 514, a dual-input OR gate 515, and a 3-bit counter 516.

[0135] AND gate 512 receives the non-rotation detect measure signal SY at its active-high input terminal, and the high-frequency magnetic field detect result signal SK or the alternating current magnetic field detect result signal SL at its active-low input terminal. Here, the signal SY is a signal generated when non-rotation in the motor unit D is detected. The signals SK and SL are set at high levels when a magnetic field is detected.

[0136] AND gate 512 receives the rotation detect result signal SM as at its active-low input terminal, and receives output Q2 of counter 516 at its active-low input terminal. Here, the signal SM is set to a high level when non-rotation in motor unit D is detected. The output Q2 of counter 516 is set to a high level when the counter number of counter 516 becomes 4 or more.

[0137] OR gate 514 receives the output AND gate 512, the operation check function mode select result signal SV3, and output Q2 of counter 512.

[0138] OR gate 515 receives the output AND gate 513 and the operation check function mode select result signal SV3.

[0139] The operation of the motor drive trouble judge circuit 304 configured as explained above will be described by reference to FIG. 7 as follows.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225

San Jose, CA 95131

Page 69 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0140] In FIG. 7,in mode 2, when the indicator switch is pushed on, operation shifts to mode 3 (period P6 to period P7). In this mode 3, the operation check function mode select result signal SV3 is set to an active level (low level), and the reset state of the counter 516 of the motor drive trouble judge circuit 304 is cancelled.

[0141] In mode 3, quality verification of the operation state under high and low temperatures is carried out. Quality verification is carried out as follows.

[0142] First, the timepiece control circuit 303 in FIG. 3 supplies the motor drive signal SE to the motor drive circuit E, and conducts a normal control of the motor unit D (one-second interval movement, rotation detect, drive by auxiliary pulse under a certain condition, and the like).

[0143] Here, this supply of the motor drive signal SE causes the motor to rotate. And when the rotation is detected, the rotation detect result signal SM is output from the rotation detect circuit 309, and thus the counter 516 is reset.

[0144] On the other hand, if the motor does not rotate when signal SE is supplied, pulse signals including the auxiliary pulse having more power than the normal driving pulse are automatically supplied to the motor drive unit D from the timepiece control circuit 303, and at the same time the timepiece control circuit 303 outputs the non-rotation detect measure signal SY.

[0145] Counter 516 counts the number of times signal SY is generated.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 70 of 85

PATENT NO.: 6,898,156
APPLICATION NO.: 09/717,426
ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0146] When the non-rotation detect measure signal SY is applied to counter 516 four times successively while no rotation is detected, output Q2 of counter 516 is set to a high level, and the motor drive trouble judge signal SQ indicating that the motor has a problem is output.

[0147] The timepiece control circuit 303, when the motor drive trouble judge signal SQ is at a high level, supplies to the motor drive circuit E, for example, the motor drive signal SH for causing the motor unit D to implement two-second-interval hand movement which is different from the normal hand movement of one-second-interval hand movement.

[0148] On the other hand, when the motor drive trouble judge signal SQ is set to a high level, the counter 516 no longer receives a reset signal and a clock signal. Therefore, the counter 516 stops counting. The signal SQ maintains a high level until mode 3 is cancelled and the operation check function mode select result signal SV3 is set to a high level.

[0149] Specifically, even after the quality verification operation at high and low temperatures ends, and the temperature becomes normal, as long as mode 3 is maintained, drive signals causing a hand movement different from the normal hand movement supplied to the motor unit D.

[0150] Accordingly, after the quality verification operation, notification of the motor drive trouble that occurred during the quality verification operation continues to be made.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 71 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0151] Next, the motor driving signal SF for discharging the battery unit will be described by reference to FIG. 8.

[0152] FIG. 8 is a block diagram showing the timepiece control circuit 303 shown in FIG. 1, the motor drive circuit E and the motor unit D. The motor drive circuit E comprises switches 701 to 705 and 707, and rotation detect use elements 706 and 708. In the example shown in FIG. 8, switches 701, 703, 705, and 707 are P-channel MOS (metal oxide semiconductor) transistors, and switches 702 and 704 are N-channel MOS transistors.

[0153] Four switches 701 to 704 form a bridge circuit which drives the stator winding of the motor unit D by use of a potential difference between VDD and VSS as source voltage.

[0154] Rotation detect use elements 706 and 708 are elements to place restrictions on current flowing through the motor unit D, and are comprised of resistors and the like.

[0155] Switch 705 and rotation detect use element 706 are connected in series between one terminal of the motor coil of the motor unit D and the power source line VDD. Switch 707 and rotation detect use element 708 are connected in series between the other terminal of the motor coil of the motor unit D and the power source line VDD.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 72 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0156] To cause short-circuit current to flow in the motor drive circuit E (for the purpose of discharging the battery unit 48) using the above configuration, switches 701 and 704 are turned on to cause short-circuit current O1 to flow in accord with the load of the motor unit D. By turning on switches 703 and 702, it is also possible to cause short-circuit current O2 to flow in accord with the load of the motor unit D. And by making one of short-circuit currents O1 or O2 flow constantly, or by making short-circuit currents O1 and O2 flow by turns at a predetermined fast-forwarding cycle, it is possible to control the short-circuit current.

[0157] When required to generate a comparatively small discharge current, it is possible to establish discharge current flow through motor unit D via rotation detect use elements 706 or 708.

[0158] Next, one example of the operation check method of the electronic timepiece explained above will be described by reference to FIG. 9A, 9B, 9C, and 10. FIGs. 9A, 9B, and 9C collectively form a flowchart showing flow of operation check process of the electronic timepiece. The flowchart shows the check procedure of processes B101, B104, and B105, which comprise the operation check process B100 shown in the FIG. 2. FIG. 10 shows a specification of the operation check process in FIGs. 9A, 9B, and 9C.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 73 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0159] With reference to FIGs. 9A, 9B, and 9C, the timepiece is in the normal operation drive state in step 801, and is shifted to mode 1 by specific operation of the crown in step 802 (i.e. a shift to the mode 1 is commanded, as shown in FIG. 10, by pulling out the crown by two clicks and pushing it back for a predetermined time period). As a result, the mode 1 (battery discharge mode) starts. In mode 1, the drive is discharged by using, for example, a fast-forwarding pulse of 32 hertz (step 803). Due to this discharging, when the absolute value of the stored voltage VTKN falls below a predetermined voltage (i.e. 1.25V in Fig. 10), the drive in the motor unit D is stopped (step 804). Inpractice, the drive discharging operation in step 803 has two steps: the first being a continuous fast-forwarding discharge; and the second being a discharge by repeated stopping and starting of the fastforwarding discharge at two second intervals. If the voltage of the battery 48 drifts upward, steps 803 and 804 are repeated until the voltage no longer drifts. It will take for example several tens of hours discharging until the discharged state becomes stable at step 804. It is to be noted that the time period necessary to discharge differs depending on the type of battery, as shown in FIG. 10, but several tens of hours is adequate. Therefore after discharging for a predetermined time period of several tens of hours, by checking the hand movement state, it is possible to determine whether or not the discharging operation is completed. In this example, as shown in FIG. 10, when repeated fast-forwarding and stopping is occurring, it is possible to determine that the discharging operation is completed, and when continuously fast-forwarding is occurring, it is possible to determine that the discharging operation is not completed.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 74 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0160] After completion of the discharge, when the operator handles the indicator switch once (step 805), the mode shifts to the mode 2 (charging mode). In the mode 2, the motor unit D is driven (step 806) using the normal hand movement method (one-second interval movement). During this period, by applying vibration, electricity is generated in the generator system A, and the battery 48 is charged (step 807). In this step, charging for from several tens of minutes to several hours is carried out, and when the absolute value of the stored voltage VTKN becomes equal to or larger than a predetermined voltage (in FIG. 10, 1.33) V), the normal hand movement state shifts to the two-second interval movement state (step 808). Therefore, after the predetermined time period, if the normal hand movement state is maintained, it is possible to determine that the charging function has a problem (step 809). In this step, before the operation check of the mode 3, time adjusting is carried out (step 810). Time adjusting is accomplished by, for example, pulling out the crown by two clicks and turning the crown. In the present embodiment, when the mode is at the mode 1 or 3, if the crown is operated, the operation check function is released. But, when the mode is at the mode 2, if the crown is operated to adjust time, the mode does not shift to another mode.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 75 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0161] Next, when the operator handles the indicator switch once (step 811), the mode shifts to the mode 3 (operation mode). In the mode 3, the motor unit D is driven (step 812) using the normal hand movement. Then in the electronic timepiece, self-verification of the drive malfunction during operation is carried out by use of the auxiliary pulse (step 813). In this step, when the successive pulse drive does not require the use of more than a predetermined number of auxiliary pulses during operation, the electronic timepiece determines itself to be normal and leaves the hand movement state in the one-second-interval movement (step 814). Thus, the operator can determine that the electronic timepiece is in good quality. On the other hand, when the successive pulse drive requires the use of more than a predetermined number of auxiliary pulses during operation, the electronic timepiece determines itself to be bad and places the hand movement state in the two-second-interval movement (step 815). Thus, the operator can determine that the electronic timepiece is bad.

[0162] Next, when the operator performs a two-click crown pull-out (step 816), mode 3 is cancelled, and normal operation state is restarted (step 817).

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 76 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0163] It is to be noted that in step 814, when indicator handling is executed twice (step 818), the movement is placed in one-second-interval movement operation (step 819). In this case, even if the charging is carried out next (step 820), the onesecond hand movement continues (step 821) irrespective of the charging state. And in step 804, when indicator handling is carried out three or more times (step 822), the indicator for indicating the charging state is put into operation (step 823). Also, in step 810, it is conceivable that indicator handling is carried out twice or more times (step 824), or the operation state becomes that of step 821 or 823. In these cases, when the crown is next handled (step 825), the operation returns to the normal drive state of step 801. By these check procedures, even if the operator makes a mistake in inputting an operation with the indicator, it is impossible to identify a poor quality product as a good quality one. For example, in step 804, normally the indicator is handed once to shift to mode 2. However, it can happen that the operator handles the indicator twice by mistake. In this case, one-second interval movement takes place, and the operator cannot tell whether the movement is that of step 806 or step 819. However, since the operator thinks that the indicator handling was performed once, the operator thinks the mode is mode 2 and conducts charging. In this case, charging in step 820 is executed followed by one-second interval movement in step 821. Since the operator mistakes step 809 for step 821, and the operator determines that the electronic timepiece is bad (in reality, since at the mode 1 the indicator is handled twice, the mode was shifted to mode 3, and not to mode 2). As explained here, there are

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 77 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

circumstances when the check flow shifts to step 825 due to a good quality product being misjudged as a poor quality one. But it is impossible to misjudge a poor quality product as a good quality one. Furthermore, a good timepiece that is misjudged as bad will undoubtedly re-judged as good when the check routine is repeated starting from step 825. Additionally at step 804, if the indicator is handled three times or more, as in the above case when the operator handled the indicator two times by mistake, the third handling of the indicator signals, for example, an operation for starting the displaying of the charging amount indicator. Since in this check operation flow there is no process step for starting the displaying of the charging amount indicator, the operator can tell immediately that the mode is not at mode 2 due to the difference of the display. Therefore, the operator recognizes that the indicator was mishandled, and proceeds to step 825 and re-executes the check operation flow. Furthermore, if the process flow is at the step 810 and the indicator is handled two times or more, the second handling of the indicator would typically signal an operation for starting the displaying of the charging amount indicator. However in this check flow, there is no process to start the displaying of the charging amount indicator and the operator can therefore immediately recognize that the mode is not at the mode 3 due to the difference of the display. Therefore, the operator recognizes that the indicator was mishandled, and proceeds to step 825 and re-executes the check flow.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 78 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0164] As described above, in the present embodiment, in mode 1, by applying an external input operation to the electronic timepiece, discharging implemented by fast-forwarding drive in the motor unit D, or by short-circuiting of the motor drive circuit E, or the like. Accordingly, no special provision for discharging the battery is necessary. Additionally, when the operational mode shifts to mode 1, the shift takes place from the normal hand movement state to the different state of fast-forwarding hand movement or hand movement stoppage. By observing the difference in hand movement, the mode shift is easily verified.

[0165] In the above embodiment, the external input operation is performed by use of the crown and the indicator switch. But the present invention is not limited to this. It is possible to use other mechanical input methods. It is also possible to provide an infrared remote control receiver unit in the electronic timepiece, and use infrared signaling as the input method. Electricity, a radio wave, light, sound, an electromagnetic wave, heat, and the like are also suitable as input methods.

[0166] In the above embodiment, discharging in mode 1 is continued until the battery voltage reaches the prescribed voltage. When the battery voltage reaches the prescribed voltage, the discharging and the hand movement stop. Accordingly, by the hand movement (fast-forwarding or stoppage), it is possible to determine whether discharging is ongoing or discharging is completed. Also, when the battery voltage drifts beyond the predetermined voltage due to the battery voltage recovery effect, discharging is resumed and is repeatedly executed until the voltage is returned to the predetermined voltage. The battery voltage after discharging is thereby made stable.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 79 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0167] Also, in the above embodiment, two setting values of the discharging current amount are provided, heaving load discharging in first stage and light load discharging in the second stage. Therefore it is possible to control the battery voltage to the predetermined voltage in a shorter time period. More than two setting values of the discharging current amount can be provided.

[0168] Furthermore, in mode 2, it is possible to shift to the charging mode by operation of an external input on the electronic timepiece, and after mode shifting, the operation is executed in the normal hand operation state. During a charging operation, when the voltage reaches the predetermined (i.e. completion) voltage level, a notification that charging to the predetermined voltage level or higher, has been achieved is made by changing the hand movement state. The changing of the hand movement at this time is not limited to the above form, and can be arranged in any other form as long as it is possible to tell the difference of before and after charging completion.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 80 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0169] In mode 2, during the charging of the battery, the observed voltage rise can be false (i.e. transient). That is, when the observed voltage first reaches the completion voltage level, the battery voltage can gradually fall to a real charged voltage after completion of the charging (i.e. the charging operation is stopped). But in the present embodiment, in a situation where the charging voltage reaches the completion voltage level and the charging voltage then falls below the completion voltage level, the hand movement again returns to the normal hand movement. Accordingly, after completion of the charging, by leaving the timepiece until the false battery voltage becomes the real voltage and then confirming the hand movement, it is possible to prevent a misinterpretations due to a false voltage high.

[0170] In the above embodiment, if it is successively detected that the motor does not rotate when a normal motor drive pulse is supplied, a drive pulse having greater effective electric power than the normal driving pulse is applied. In mode 3, if the drive pulse is successively output a predetermined number of times (or more), the it is determined that a problem where the motor is not driven by application of a normal drive pulse has occurred. Thus the hand movement is changed, and notification of the motor problem is made.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 81 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0171] In mode 3, by operation of external input on the electronic timepiece, the mode is shifted to a poor quality detection mode, and the electronic timepiece is operated in a predetermined hand movement. Therefore, by changing the hand movement state of before and after this shift, it is made possible to easily confirm the mode shift.

[0172] Further, once the trouble is detected, the hand movement at the trouble detection is continued, therefore it is possible to easily confirm the result of trouble detection.

[0173] Also, in mode 3, because it is possible to perceive the motor drive trouble by the hand movement, it is made possible to identify the trouble.

[0174] Also, it becomes possible to detect that the motor quality is somewhat lower than the satisfying quality but is not bad enough to cause stoppage (time keeping continuation trouble) or delay, both being difficult to detect hitherto. Therefore, quality improvement is expected. Namely, if the motor quality is a bit poor and the detection of the non-rotation is frequently made, the motor will be driven by the auxiliary pulse having bigger effective electric power than the normal driving pulse. Therefore, time delay does not occur. However, because of the frequent output of the auxiliary pulse, power consumption rises and remaining operation time is shortened. This kind of quality problem could previously not be properly discovered until now due to no time delay being observed, but mode 3 makes the detection certain.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 82 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0175] In the above embodiment, no special check equipment is necessary to conduct the operation check function. Therefore the present invention is easily applicable to cases of, for example, advancing to foreign market, or assembling at several regions or places. And even after the shipment for example at the store or at the sales department or the like, it is possible to verify the timepiece operation easily.

[0176] Methods corresponding to the modes 1 to 3 mentioned above can be individually used. For example the following utilizations are possible.

[0177] Manufacturing and using battery voltage adjusting devices corresponding to the mode 1.

[0178] Manufacturing and using check devices or full-charge notification devices corresponding to the mode 2.

[0179] Manufacturing check devices corresponding to both of the mode 1 and 2, and using them for checking of generation unit of analog, digital, or analog-digital combination electric timepieces.

[0180] Configuring operation check system corresponding to all of the mode 1, 2, and 3, and using them for operation checking of analog, digital, or analog-digital combination electric timepieces.

[0181] Combining the modes 1 and 3, and using for various devices.

[0182] Combining the modes 2 and 3, and using for various devices.

MAILING ADDRESS OF SENDER:

Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 83 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0183] Also, in the above embodiment, the operation result of each mode (states of discharging or charging or operation check result) is revealed by changing the displaying state (hand movement state) on the time displaying section. But this is not limited to the above form, and other method can be used to reveal the operation result of each mode. For example, if the timepiece has a digital displaying section, it is possible to change the displaying state from the non-displaying state to other state, and thus to enable the notification of the operation result. And if the timepiece has a sound wave generating element or display light, by shifting of sound generation and sound non-generation, by turning the light on/off, by shifting of the sound generation state (frequency, generation cycle, or the like), or by changing the flashing period of the display light, it is possible to notify the charging state or the check result.

[0184] The embodiment of the present invention is not limited to the above embodiment. For example, the charging device for the battery is not limited to the provision as an internal unit, but can be provided as a removable unit or as an external unit.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 84 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

[0185] In the above embodiment, a timepiece is exemplified with a generator of an oscillating weight or the like is driven by kinetic energy and the electricity is generated by the rotation from the oscillation weight and then by the electricity the timepiece works. But the present invention is not limited to this. Other generation methods are also possible for an electric timepiece such as using light energy from a solar panel, such as thermal energy with a Peltier element, and such as using strain energy from a piezo element. Other method is also possible for an electric timepiece by providing electricity generated by an electromagnetic induction from outside of the timepiece, and then a stepping motor is moved by the electricity. In addition to timepieces, the present invention is applicable to stopwatches and other time keeping apparatus. And the raising and lowering circuit 49 can be omitted. In that case, the circuit driven by the output voltage VSS of the circuit 49 is driven by the output voltage VTKN of the battery 48.

MAILING ADDRESS OF SENDER: Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131

Page 85 of 85

PATENT NO.: 6,898,156 APPLICATION NO.: 09/717,426 ISSUE DATE: May 24, 2005

INVENTOR(S): Shinji Nakamiya, et al.

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Replace Sheet 4, Fig. 4 with the following Fig. 4.

MAILING ADDRESS OF SENDER:

Epson Research and Development, Inc. Intellectual Property Department 2580 Orchard Parkway, Suite 225 San Jose, CA 95131